Home

Accelerating design sign-off: Comprehensive CDC verification and RTL analysis with performance and capacity no other company can match, and low-noise reporting. Quick and easy debug eliminates complex failure modes of SoCs.

News

Feb. 26, 2014 – Real Intent Unveils Major Performance Enhancements in Ascent IIV for Early Functional Verification of Digital Designs More

Feb. 17, 2014 – Real Intent Names Ramesh Dewangan VP of Application Engineering More


March 25, 2014 – Real Intent Unveils Major Enhancements in Ascent XV for Early Detection and Management of Unknowns in Digital Designs More

March 20, 2014 – Real Intent to Exhibit at SNUG Silicon Valley and Present at First VIA Developers Forum More


Video

Newsletter
February 2014, Real Verification News More

December 2013, Real Verification News More

September 2013, Real Verification News More

Upcoming Events
DAC 2014 San Francisco, CA More

ChipEx Israel Tel Aviv, Israel More
SNUG Silicon Valley Santa Clara, CA More
CDN Live Santa Clara, CA More

Twitter LinkedIn Youtube RSS Feed
Articles
Real Intent Blog
March 2014 – Real Intent’s Ascent XV at the ‘fuzzy’ boundary between design and verificiation More

February 2014 – Complexity drives smart reporting More

December 2013 – X-Verification Methodology for Both Designers and Verification Engineers More

November 2013 – Cracking The Tough Nut Using Formal Methods More

X-Verification: A Critical Analysis for a Low-Power World More

Engineers Have Spoken: Design and Verification Survey Results More

New Ascent IIV Release Delivers Enhanced Automatic Verification of FSMs More

Video Tech Talk: Changes In Verification More

Press Releases
Real Intent Unveils Major Enhancements in Ascent XV for Early Detection and Management of Unknowns in Digital Designs More

Real Intent to Exhibit at SNUG Silicon Valley and Present at First VIA Developers Forum More

Real Intent Unveils Major Performance Enhancements in Ascent IIV for Early Functional Verification of Digital Designs More

Real Intent Names Ramesh Dewangan VP of Application Engineering More

White Papers
CDC Methodology for Fast-to-slow Clocks. View

Clock and Reset Ubiquity: A CDC Verification Perspective. View

Clock Domain Crossing Demystified: The Second Generation Solution for CDC Verification. View

Webinars
Automatic RTL Verification with Ascent IIV: Find Bugs Before Simulation. View