Home

Accelerating design sign-off: Comprehensive CDC verification and RTL analysis with performance and capacity no other company can match, and low-noise reporting. Quick and easy debug eliminates complex failure modes of SoCs.

News

November 15, 2016– Real Intent Announces Meridian RDC, a New Product for Reset Domain Crossing Sign-off More

November 11, 2016– Real Intent to Exhibit at ARM Tech Symposia in Taiwan Next Week More


January 23, 2017–Concept Engineering’s RTLVision Debugger and Viewer to Power Real Intent’s Verification Solutions More

December 16, 2016– DeepChip: Real Intent tied for #2 overall for Best EDA of 2016 More


Video


     Thank you for visiting
     Real Intent at DAC 2016!
    
      
     
Newsletter
Dec 2016, Real Verification News More

May 2016, Real Verification News More

Feb 2016, Real Verification News More

Upcoming Events

DAC Austin, June 6 – June 8, 2016 More

Twitter LinkedIn Youtube Facebook RSS Feed
Articles
Real Intent Blog
December 2016– DeepChip: Real Intent tied for #2 overall for Best EDA of 2016 More

August 2016–Peggy Aycinena: Real Intent: A sustained culture of Respect & Innovation More

May 2016– DeepChip: User on why he switched from Atrenta to RealIntent for lint/CDC/X More

April 2016 – SiliconIndia names Real Intent in its 2016 list of 20 Most Promising Semiconductor Companies More

DeepChip.com Survey: “Real Intent to possibly replace SpyGlass?” More

Best of “Real Talk”, Q4 Summary and Latest Videos More

Exposing and Eliminating X-optimism Bugs in RTL More

Is SystemVerilog the COBOL of Electronic Design? More
Press Releases
January 23, 2017– Concept Engineering’s RTLVision Debugger and Viewer to Power Real Intent’s Verification Solutions More

November 15, 2016– Real Intent Announces Meridian RDC, a New Product for Reset Domain Crossing Sign-off More

November 11, 2016– Real Intent to Exhibit at ARM Tech Symposia in Taiwan Next Week More

November 3, 2016– Real Intent to Present and Exhibit at SemIsrael Expo 2016 More

White Papers
Making Sure Resets Don’t Kill Your SoCs
View

Setting a New Lint Benchmark. View

CDC Methodology for Fast-to-slow Clocks. View

Clock and Reset Ubiquity: A CDC Verification Perspective. View

Webinars
Automatic RTL Verification with Ascent IIV: Find Bugs Before Simulation. View