<?xml version="1.0" encoding="UTF-8"?><rss version="0.92">
<channel>
	<title>Real Talk</title>
	<link>http://www.realintent.com/real-talk</link>
	<description>The Real Intent Blog</description>
	<lastBuildDate>Tue, 08 May 2012 19:15:48 +0000</lastBuildDate>
	<docs>http://backend.userland.com/rss092</docs>
	<language>en</language>
	<!-- generator="WordPress/3.2.1" -->

	<item>
		<title>Gabe on EDA: Real Intent Helps Designers Verify Intent</title>
		<description><![CDATA[Gabe Moretti on Vaishnav Gorur&#8217;s “Blindsided by a glitch” article: A little over a month ago, Vaishnav Gorur of Real Intent published an article on Tech Forum with the title &#8220;Blindsided by a Glitch&#8221;. The article provides good design guidelines while pointing out that following the guidelines is not always sufficient to avoid downstream problems. [...]]]></description>
		<link>http://www.realintent.com/real-talk/483/gabe-on-eda-real-intent-helps-designers-verify-intent</link>
			</item>
	<item>
		<title>EDACafe: A Page is Turned</title>
		<description><![CDATA[Graham Bell on joining Real Intent: Deciding on making a career change is always an interesting journey.   Most recently you probably knew me as &#8216;that guy who does the video interviews over at EDACAfe.&#8217;   You may not know that I have a history of  Corporate Marketing roles at several innovative EDA Companies such as [...]]]></description>
		<link>http://www.realintent.com/real-talk/481/edacafe-a-page-is-turned</link>
			</item>
	<item>
		<title>Press Release: Graham Bell Joins Real Intent to Promote Early Functional Verification &amp; Advanced Sign-Off Circuit Design Software</title>
		<description><![CDATA[Graham Bell Joins Real Intent to Promote Early Functional Verification &#38; Advanced Sign-Off Circuit Design Software Real Intent Inc., the leading provider of software products that accelerate Early Functional Verification and Advanced Sign-off of electronic designs, announced today that Graham Bell joined the company as Sr. Director of Marketing. Mr. Bell, an experienced Electronic Design [...]]]></description>
		<link>http://www.realintent.com/real-talk/473/press-release-graham-bell-joins-real-intent-to-promote-early-functional-verification-advanced-sign-off-circuit-design-software</link>
			</item>
	<item>
		<title>Press Release: Real Intent Demos EDA Solutions for Early Functional Verification &amp; Advanced Sign-off at Synopsys Users Group (SNUG)</title>
		<description><![CDATA[Real Intent Demos EDA Solutions for Early Functional Verification &#38; Advanced Sign-off at Synopsys Users Group (SNUG) Real Intent Inc., the leading provider of software products that accelerate Early Functional Verification and Advanced Sign-off of electronic designs, will demonstrate the latest versions of its EDA software products, Meridian™ and Ascent™ at the Synopsys Users Group [...]]]></description>
		<link>http://www.realintent.com/real-talk/451/press-release-real-intent-demos-eda-solutions-for-early-functional-verification-advanced-sign-off-at-synopsys-users-group-snug</link>
			</item>
	<item>
		<title>Article: Blindsided by a glitch</title>
		<description><![CDATA[Vaishnav Gorur&#8217;s article on Tech Design Forum: The blindside blitz. The quarterback’s greatest fear. The big hit that arrives with no warning and the cover bypassed. In SoC design, particularly in clock domain crossing (CDC) analysis, RTL designers can also believe they are safeguarded from CDC glitches in their gate-level netlists. They rely on a [...]]]></description>
		<link>http://www.realintent.com/real-talk/454/article-blindsided-by-a-glitch</link>
			</item>
	<item>
		<title>Gabe on EDA: Real Intent and the X Factor</title>
		<description><![CDATA[Gabe Moretti on Lisa Piper&#8217;s &#8220;X-Propagaion Woes&#8221; paper from this year&#8217;s DVCon: This paper begins by reviewing common sources of Xs, and describes how they cause functional bugs as well as unwarranted debug that prolong verification cycles. Solving the X problem helps minimize simulation and synthesis iterations and enables various design analyses (e.g. power analysis), [...]]]></description>
		<link>http://www.realintent.com/real-talk/438/gabe-on-eda-real-intent-and-the-x-factor</link>
			</item>
	<item>
		<title>DVCon Video Interview: &#8220;Product Update and New High-capacity &#8216;X&#8217; Verification Solution&#8221;</title>
		<description><![CDATA[Graham Bell from EDACafe interviewed Hamed Emami and Lisa Piper at this year&#8217;s DVCon:]]></description>
		<link>http://www.realintent.com/real-talk/442/dvcon-video-interview-with-hamed-emami-and-lisa-piper</link>
			</item>
	<item>
		<title>Article: X-Propagation Woes: Masking Bugs at RTL and Unnecessary Debug at the Netlist</title>
		<description><![CDATA[Lisa Piper&#8217;s article from DVCon: This paper presents a complete and practical methodology to comprehensively solve the X problem in RTL design. It begins by reviewing common sources of Xs, and describes how they cause functional bugs as well as unwarranted debug that prolong verification cycles. Solving the X problem helps minimize simulation and synthesis [...]]]></description>
		<link>http://www.realintent.com/real-talk/458/article-x-propagation-woes-masking-bugs-at-rtl-and-unnecessary-debug-at-the-netlist</link>
			</item>
	<item>
		<title>Press Release: Real Intent Joins Cadence Connections Program; Real Intent’s Advanced Sign-Off Verification Capabilities Added to Leading EDA Flow</title>
		<description><![CDATA[Real Intent Joins Cadence Connections Program; Real Intent’s Advanced Sign-Off Verification Capabilities Added to Leading EDA Flow Real Intent Inc., the leading provider of software products that accelerate Early Functional Verification and Advanced Sign-Off of electronic designs, announced today that the company has joined the Cadence Design Systems Connections® program. As a result, Real Intent’s [...]]]></description>
		<link>http://www.realintent.com/real-talk/449/press-release-real-intent-joins-cadence-connections-program-real-intent%e2%80%99s-advanced-sign-off-verification-capabilities-added-to-leading-eda-flow</link>
			</item>
	<item>
		<title>Real Intent Improves Lint Coverage and Usability</title>
		<description><![CDATA[Gabe on EDA: Real Intent announced it is now shipping version 1.5 of its Ascent Lint software. The tool analyzes and elaborates a design and generates a report of syntax and semantic errors. Ascent Lint adds over 40 new rules for Verilog, VHDL and SystemVerilog designs, covering both RTL and gate-level netlists. These checks help [...]]]></description>
		<link>http://www.realintent.com/real-talk/435/real-intent-improves-lint-coverage-and-usability</link>
			</item>
</channel>
</rss>

