|
|
|
|
|
| Real Intent to Support Accellera Assertions |
|
|
| Verix with SystemVerilog Assertions Available This Year |
|
SAN JOSE, Calif., June 11, 2002 –– Real Intent, the leading supplier of assertion-driven formal verification software, announced today that the Company will add support for the SystemVerilog DAS (Design Assertion Subset) to its flagship product Verix™.
SystemVerilog 3.0 has been approved as an Accellera standard. Real Intent and Co-Design Automation jointly developed the DAS (Design Assertion Subset) and donated it to Accellera this year (see Co-Design Automation & Real Intent Steer Industry-Wide Convergence on Assertions through Accellera Donation, March 11, 2002). This jointly developed and donated spec is the basis for the SystemVerilog Assertion Language.
Dr. Prakash Narain, Real Intent's President and CEO said, "Real Intent is firmly behind the Accellera SystemVerilog standard. This assertion standard enables design assertions and has significant methodology advantages over the standards being considered for testbench assertions. We view the emergence of this standard as a rare chance for the industry to unify a diverse set of tool and methodologies and provide compelling value to customers. Verix, our formal assertion-based verification tool, will support SystemVerilog assertions in Q3 of this year."
More About Verix
Verix is Real Intent's pioneering assertion-driven formal verification system that verifies that a design is free from a large class of errors early in the design cycle, prior to simulation and synthesis. Verix features a number of formal verification innovations including: automatic checks, scalable hierarchical verification, in-line assertions, formal clock intent verification, and automatic generation of simulation checkers from formal assertions. Verix speeds the design of high-end semiconductors and systems-on-chip by formally verifying the design as the RTL is created.
Real Intent at DAC
Verix with Clock Intent verification will be shown on the show floor at Real Intent's booth at the Design Automation Conference (DAC) in New Orleans next month (booth number 2342, http://www.dac.com).
About Real Intent
Real Intent, headquartered in San Jose, California, offers award-winning assertion-driven formal verification products for electronic design. These products give users the capability of comprehensively verifying designs early and significantly reduce the cost of verifying integrated circuits, electronic systems and systems on a chip (SoC).
|
|
|
|
|
|
|
|
|
|
|
|
|
Copyright® 2005 Real Intent, Inc.
|
|
|
|
